Logical Surveyor

Abstract

The compulogical mathematician designed with integrated circuits TTL has as intention to develop the abilities in practice of laboratory using an economic hardware dedicated to the students on junior and high school to familiarize him with the Booleana Logical so that they can science riddles in interactive form and offering the possibility of new designs of the logical cable. The old layout pattern was tested with software as OrCAD VHDL